



Technology Mapping

Technology mapping transforms one logic circuit model into another one. *What is the difference between this and synthesis?*




1

Compiler/Programmable Logic Comparison






(a) Mapping a computer program to implementations on different CPUs




(b) Mapping a digital system to implementations using different FPGA technologies

2

$$F = AB + BC + AC$$



Static
CMOS
Gate



3

Logic Synthesis


Logic Synthesis (designer definition): convert a description of a digital system in a Hardware Description Language (HDL) to an implementation technology.

Verilog HDL
description

```
// Combinational Logic Circuit
module cmb_circ(Y, A, B, C);
  input A, B, C;
  output Y;
  assign Y = (A&B) | (A&C) | (B&C);
endmodule
```

Synthesis

Gates



4

Logic Synthesis

Logic Synthesis (designer definition): convert a description of a digital system in a Hardware Description Language (HDL) to an implementation technology.

VHDL description

```

library ieee;
use ieee.std_logic_1164.all;


entity majority is
  port (  A, B, C :  in std_logic;
         Y:  out std_logic
        );
end majority;

ARCHITECTURE a of majority is


begin

  Y <= (A and B) or (A and C) or (B and C);
end a;

```




Gates



5

Logic Circuit Models

Schematic with gate symbols



(a) Combinational logic

Boolean Equation


$$Y = (B \wedge S) \vee (A \wedge \bar{S})$$

Verilog

```

assign y = (b & s) | (a & ~s);
or
always @(a or b or s)
  if (s) y = b; else y = a;

```



(b) Sequential logic

$$Q_+ = Q \oplus A$$

Must be annotated with truth table that describes Q_+ , Q dependence on D , CLK







```

always @(posedge clk)
  q <= q ^ a;

```

6

Basic Logic Gates

	Truth Table	Gate Symbol	Boolean	Verilog															
NOT	<table border="1"> <tr><td>A</td><td>Y</td></tr> <tr><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td></tr> </table>	A	Y	0	1	1	0		$Y = \overline{A}$	<code>assign y = ~a;</code>									
A	Y																		
0	1																		
1	0																		
AND	<table border="1"> <tr><td>A</td><td>B</td><td>Y</td></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </table>	A	B	Y	0	0	0	0	1	0	1	0	0	1	1	1		$Y = A \wedge B$	<code>assign y = a & b;</code>
A	B	Y																	
0	0	0																	
0	1	0																	
1	0	0																	
1	1	1																	
OR	<table border="1"> <tr><td>A</td><td>B</td><td>Y</td></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </table>	A	B	Y	0	0	0	0	1	1	1	0	1	1	1	1		$Y = A \vee B$	<code>assign y = a b;</code>
A	B	Y																	
0	0	0																	
0	1	1																	
1	0	1																	
1	1	1																	
NAND	<table border="1"> <tr><td>A</td><td>B</td><td>Y</td></tr> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </table>	A	B	Y	0	0	1	0	1	1	1	0	1	1	1	0		$Y = \overline{A \wedge B}$	<code>assign y = ~(a & b);</code>
A	B	Y																	
0	0	1																	
0	1	1																	
1	0	1																	
1	1	0																	
NOR	<table border="1"> <tr><td>A</td><td>B</td><td>Y</td></tr> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </table>	A	B	Y	0	0	1	0	1	0	1	0	0	1	1	0		$Y = \overline{A \vee B}$	<code>assign y = ~(a b);</code>
A	B	Y																	
0	0	1																	
0	1	0																	
1	0	0																	
1	1	0																	
XOR	<table border="1"> <tr><td>A</td><td>B</td><td>Y</td></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </table>	A	B	Y	0	0	0	0	1	1	1	0	1	1	1	0		$Y = A \oplus B$	<code>assign y = a ^ b;</code>
A	B	Y																	
0	0	0																	
0	1	1																	
1	0	1																	
1	1	0																	

7


2:1 Multiplexer

Truth Table


S	B	A	Y
0	x	0	0
0	x	1	1
1	0	x	0
1	1	x	1

x - don't care

Gate Schematic




Symbol



8

Combinational Building Blocks


1 bit Multiplexer (2:1 MUX)



if $S = 0$, then $Y = I_0$

if $S = 1$, then $Y = I_1$

$$Y = I_0 S' + I_1 S$$



Muxes are often used to select groups of bits arranged in busses.

How many wires in each bus ?

Multiplexers

Shannon Expansion Theorem

• Original Function: $f = x'y'z + x'yz + xy'z + xyz'$


• Cofactors:

$$f_{x'} = f(x=0) = y'z + yz = z$$

$$f_x = f(x=1) = y'z + yz' = y \oplus z$$

$$f = x'f_{x'} + xf_x$$


$$f = x'z + x(y \oplus z)$$




a	0	b	c	M
				0
b	1	0	1	M
				1
				10

Multiplexers

Four-bit 4-to-1 mux



Implementation with four-bit 2-to-1 muxes



11

Memory Device Architecture


- $2^n \times m$ Device
 - n inputs called “address lines”
 - m outputs called “data lines”
- Contains 3 Main Subcircuits:
 - 1) Decoder (Address Decoder)
 - $1 : n \times 2^n$ Decoder Circuit
 - 2) Storage Array (Array of 1-bit Storage Cells)
 - $m \cdot 2^n : 1\text{-bit storage cell circuits}$
 - 3) Sense Amps (Amplifiers from Cells to Outputs)
 - $m : \text{Single-Ended OR Differential Amplifiers}$

*Difference Between Memory Types (RAM, ROM, etc.)
is Primarily Due to Storage Cell Implementation*

12

Decoder (Review)


- $n \times 2^n$ Device
 - n encoded inputs
 - 2^n decoded outputs




A_1	A_0	D_3	D_2	D_1	D_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

13

Decoders (with Enable)




E	A_0	C_1	C_0
1	0	0	1
1	1	1	0
0	X	0	0



E	A_1	A_0	C_3	C_2	C_1	C_0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0
0	X	X	0	0	0	0

14

Decoder




15

Amplifiers (Review)


- *Single-Ended Amplifier*

- Gain: A_v
- 1 input voltage, 1 output voltage referenced to common ground



- *Differential Amplifier*

- Gain: A_v
- 2 input voltages, 1 output voltage referenced to common ground




Buffer Generally Refers to an Amplifier with Unity Gain ($A_v=1$)

16

Semiconductor Memory Device Architecture

- $2^n \times m$ Device
 - n inputs called “address lines”
 - 2^n storage locations called “number of words”
 - m outputs called “data lines”



17

Memory example


$$F(A,B,C) = A \oplus B \oplus C \quad G = AB + AC + BC$$

ABC	F	G
000	0	0
001	1	0
010	1	0
011	0	1
100	1	0
101	0	1
110	0	1
111	1	1


Recall that Exclusive OR (\oplus) is

AB	Y
00	0
01	1
10	1
11	0

$$Y = A \oplus B = A \text{ xor } B$$



8 x 2 Memory




LookUp Table (LUT)

A[2:0] is 3 bit address bus, D[1:0] is 2 bit output bus.

Location 0 has “00”,
Location 1 has “10”,
Location 2 has “10”,
etc....


18

Logic Arrays




19

Logic Arrays



20

Logic Arrays




21

Binary Adder

$$F(A, B, C) = A \oplus B \oplus C \quad G = AB + AC + BC$$

These equations look familiar. Recall what a **Full Adder** is:





$$\text{Sum} = A \oplus B \oplus C_{in}$$

$$\begin{aligned} \text{Cout} &= AB + C_{in}A + C_{in}B \\ &= AB + C_{in}(A + B) \end{aligned}$$

22

4 Bit Ripple Carry Adder





23

Full and Ripple Adders


A	B	Ci	S	Co
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Truth Table for Full Adder
 Ci - Carry In
 S - Sum
 Co - Carry Out

$$Co = \text{Majority}(A, B, Ci) = (A \wedge B) \vee (A \wedge Ci) \vee (B \wedge Ci)$$



(a) Full Adder Truth table, Boolean equations, Symbol




(b) 4-bit adder symbol and Ripple Carry Implementation

24


Fixed-Point Multipliers

$ \begin{array}{r} \text{multiplicand} \quad r_2 \quad r_1 \quad r_0 \\ \text{multiplier} \quad \times \quad s_2 \quad s_1 \quad s_0 \\ \hline \text{partial product} \quad s_0 * r_2 \quad s_0 * r_1 \quad s_0 * r_0 \\ \quad \quad \quad s_1 * r_2 \quad s_1 * r_1 \quad s_1 * r_0 \\ + \quad \quad \quad s_2 * r_2 \quad s_2 * r_1 \quad s_2 * r_0 \\ \hline p_5 \quad p_4 \quad p_3 \quad p_2 \quad p_1 \quad p_0 \quad \text{product} \end{array} $	$ \begin{array}{r} \text{Binary} \\ 111 \\ \times 101 \\ \hline 111 \\ 000 \\ \hline 100011 = 35 \end{array} $	$ \begin{array}{r} \text{Decimal} \\ 7 \\ \times 5 \\ \hline 35 \end{array} $
---	---	---

Array Multiplier Structure




Propagation Delay




27

Propagation Delay (non inverting)



28

Busses



Here we require 16 wires and arbitration logic


Arbitration logic **Controls** the flow of data

29

Tri-State Buffer Types

- 3 states instead of 2 (0 and 1)
- 0, 1, z; z is "high impedance" state
- "high impedance" is open circuit

Type of 3 state buffers




If-statements to explain behavior only (Verilog HDL)

30


Tri-state Buffers





(a) Tri-state buffer with high-true enable



(high impedance)



(b) Half-duplex communication




(c) Bus multiplexing

16-Bit Bus

Example

$R_n \leftarrow R_m$ designated by 4-bit control word nm , ie 0110 means $R_1 \leftarrow R_2$



Making a Design Run Fast

- Speed is usually much more important than saving gates.
- The speed of a gate directly affects the maximum clock speed of a digital system
- Gate speed is TECHNOLOGY dependent
 - 90nm CMOS process has faster gates than 130nm CMOS process
- Implementation choice will affect Design speed
 - A Custom integrated circuit will be faster than an FPGA implementation.
- Design approaches will affect clock speed of system
 - Smart designers can make a big difference

33

Summary

- Need to review your Digital Logic Design notes
 - Basic Gates, Boolean algebra (algebraic minimization, up to four variable K-maps), Combinational building blocks (muxes, decoders, memories, adders)
- We will discuss Hardware Description Languages
 - Verilog is the language used in the class
- We will discuss modern implementation technologies, primarily Field Programmable Gate Arrays (FPGAs)
- We will discuss design strategies for making designs run faster, not necessarily take less gates.

34