


Registers

The most common sequential building block is the register. A register is N bits wide, and has a load line for loading in a new value into the register.




Register contents do not change unless LD = 1 on active edge of clock.

A DFF is NOT a register! DFF contents change every clock edge.

ACLR used to asynchronously clear the register

1


1 Bit Register using DFF, Mux



Note that DFF simply loads old value when LD = 0. DFF is loaded every clock cycle.


2

1 Bit Register using Gated Clock



3

8-bit Register



```

module reg8bit(clk,r,d,ld,q);
input clk,r,ld;
input [7:0] d;
output [7:0] q;


reg [7:0] q;

//register
always @(posedge clk
        or negedge r)
begin
//async reset
if (!r) q <= 8'b0;
else begin
//synchronous inputs
if (ld) q <= d;
end
end
endmodule
    
```

4

Counter

Very useful sequential building block. Used to generate memory addresses, or keep track of the number of times a datapath operation is performed.




LD asserted: loads counter with DIN value.

CNT_EN asserted will increment counter on next active clock edge.

ACLR will asynchronously clear the counter.


5

One way to build a Counter




6

Incrementer: Combinational Building Block




When EN=1, $Y = DIN + 1$
 When EN=0, $Y = DIN$



7

8-bit Counter



```
module cnt8bit (clk,r,d,
               ld,en,q);
```


```
input clk,r,ld,en;
input [7:0] d;
output [7:0] q;
```

```
reg [7:0] q;
```

```
//register
always @(posedge clk
        or negedge r) begin
```

```
//async reset
if (!r) q <= 8'b0;
else begin
//synchronous inputs
if (en) q <= q + 8'b1;
if (ld) q <= d;
end
end
```

```
endmodule
```



8

Sequential System Description

- The Q outputs of the flip-flops form a state vector
- A particular set of outputs is the **Present State (PS)**
- The state vector that occurs at the next discrete time (clock edge for synchronous designs) is the **Next State (NS)**
- A sequential circuit described in terms of state is a Finite State Machine (FSM)
 - Not all sequential circuits are described this way; i.e., registers are not described as FSMs yet a register is a sequential circuit.


9

Describing FSMs


- State Tables
- State Equations
- State Diagrams
- Algorithmic State Machine (ASM) Charts
 - Preferred method in this class
- HDL descriptions

10

Example State Machine



State Diagram
(Bubble Diagram)




ASM Chart

ASM Chart Symbols




State-Representing
Symbol



Basic Decision
Symbol



Conditional Output
Symbol



Flow Direction
Symbol

State Assignment

State assignment is the binary coding used to represent the states

Given N states, need at least $\log_2(N)$ FFs to encode the states

(i.e. 3 states, need at least 2 FFs for state information).

S0 = 00, S1 = 01, S2 = 10 (FSM is now a modulo 3 counter)

Do not always have to use the fewest possible number of FFs.

A common encoding is One-Hot encoding - use one FF per state.

S0 = 001, S1 = 010, S2 = 100

State assignment affects speed, gate count of FSM

13

FSM Implementation

Use DFFs, State assignment: S0 = 00, S1 = 01, S2 = 10

CNT	PS		NS		D1	D0
	Q1	Q0	Q1	Q0		
0	0	0	0	0	0	0
0	0	1	0	1	0	1
0	1	0	1	0	1	0
0	1	1	x	x	x	x
1	0	0	0	1	0	1
1	0	1	1	0	1	0
1	1	0	0	0	0	0
1	1	1	x	x	x	x

State Table

Equations

$$D1 = \text{CNT}'Q1Q0' + \text{CNT} Q1'Q0$$

$$D0 = \text{CNT}'Q1'Q0 + \text{CNT} Q1'Q0'$$

14

Minimize Equations

D1

		Q1Q0			
		00	01	11	10
CNT	0	0	0	x	1
	1	0	1	x	0

$D1 = CNT'Q1 + CNT Q0$


D0

		Q1Q0			
		00	01	11	10
CNT	0	0	1	x	0
	1	1	0	x	0

$D0 = CNT'Q0 + CNT Q1'Q0'$


15

Mealy to Moore Conversion




16

Moore to Mealy Conversion




17

Mealy Model State Diagram




18

Moore Model State Diagram



19


FSMD Block Diagram



20

FSM Usage as Controller

- Custom counters
- Datapath control



21

Summary

- We will be describing sequential systems via HDL and ASM charts
 - Use ASM chart for human reader, HDL to allow synthesis of the design
 - Synthesis will perform combinational minimization, but not state reduction.
- Will use common sequential building blocks extensively
 - Registers, Counters, Shift registers, Memories
- Basic storage element will be DFF
- Synchronous (edge-triggered) design methodology

22