


EVENT DRIVEN SIMULATION

- Verilog simulation uses Event Driven model of computation
- Basic knowledge of Event Driven simulation can help in writing and Debugging Verilog descriptions
- We will examine a simplified model of ED digital circuit simulation
- Goal is to understand enough about ED simulation to help in writing good Verilog
- We will not write our own ED simulator but we will attempt to understand how they work

1


Example Circuit and Terms



- Test Vector – Input Stimulus (1,1,0,0,1,0)
- Net – Electrically Common Point in Circuit
- Line – Can be Part of a Net
- Gate – Transistor Circuit that Performs a Function

2

ED SIMULATOR STRUCTURE



Basic Timing Wheel

3


EVENT DRIVEN SIMULATION

- Test Input Vector For Changes
- A Change is an EVENT
- Schedule Events for Primary Inputs
- Repeat Scheduling Until Finished
 - Process Each Event (Change in a net Value)
 - Schedule Gate Simulations
 - Simulate All (in no particular order)
 - Check for New Events

4


ED Simulation

- ED – Eliminates Unnecessary Simulations
 - Only Simulates Gates with Events on an Input
 - Used to model parallelism in circuits
- Event – Change in a NET Value
 - Each Net has a Data Structure
- ED Simulator
 - Detects Events
 - Schedules the Simulations in Response
- Dynamic Scheduling
- Test For Event When
 - New Input Vector
 - Immediately After Simulating a Gate




Example of a simple Structure that is a Queue Element ⁵

ED SIMULATION EXAMPLE



Suppose Input Test Vector Changes From
 $(1, 1, 0, 0, 1, 0) \rightarrow (0, 0, 0, 0, 1, 1)$


ED SIMULATION EXAMPLE



Suppose Input Test Vector Changes From
 $(1, 1, 0, 0, 1, 0) \rightarrow (0, 0, 0, 0, 1, 1)$
 Events are in **Red**


7

The EVENT QUEUE at TIME=1




8

The ED QUEUES at TIME=1



9

ED SIMULATION EXAMPLE




Suppose Input Test Vector Changes From

$(1, 1, 0, 0, 1, 0) \rightarrow (0, 0, 0, 0, 1, 1)$

Events are in **Red**


10

The ED QUEUES at TIME=2



11

ED SIMULATION EXAMPLE




Suppose Input Test Vector Changes From

$(1, 1, 0, 0, 1, 0) \rightarrow (0, 0, 0, 0, 1, 1)$

Events are in **Red**


12

The ED QUEUES at TIME=2



13

ED SIMULATION EXAMPLE




Suppose Input Test Vector Changes From

$(1, 1, 0, 0, 1, 0) \rightarrow (0, 0, 0, 0, 1, 1)$

Events are in **Red**

14

ED SIMULATION EXAMPLE



Suppose Input Test Vector Changes From
(1, 1, 0, 0, 1, 0) \rightarrow (0, 0, 0, 0, 1, 1)
Events are in **Red**

15

ED SIMULATION COMMENTS

- ORDER In Which Gates Are Simulated
(at a Given Time-Epoch) DOES NOT MATTER!
- The Event Queue is Processed Causing the Gate Queue to be Filled
- The Simulator Alternately Processes the Event then the Gate Queue

BASIC TIMING WHEEL


1. Process All Events in Event Queue
2. Simulate All Gates in Simulation Queue
3. During Simulation Update EQ with New Events
4. If Event Queue Not Empty, GO TO Step 1

16

Timing for LCC versus ED


(a) LCC is 0-Delay (zero-Delay) Simulation

Basic ED is 1-Delay (Unit-Delay)




```

SimCkt() {
  C = ~B;
  Y = C & A;
}
    
```




(b) Event Driven
(0,0) → (1,1)



17


Common Problem



18

One Way to Fix it

REGISTER




Avoids Glitch – Synchronizes Register Reset Signal

19

TIMING

- Previous Example: Gate G2 was Simulated Twice!
- At Time=1 and Time=2
- Previous Example: 2 Simulations for G2
- ED Simulators Can Show Hazards/Races
- Intermediate Values are Stored in Event Queue
Instead of Netlist Itself

EXAMPLE



- G2 after G1, but if G2 causes X1 Event, G1 and G3 sims use a different value!
- X1 must be held constant until all entries in Gate Queue are simulated

20


Functional versus Mapped Timing

(a) Pre-synthesis Verilog functional simulation

The example below is zero-delay as no delays are specified.


```

always @*
begin
  C = ~B;
  Y = C & A;
end
    
```




Functional Simulation

(b) Post-synthesis simulation of Implementation X



Timing (and glitches!) depend on implementation technology

(c) Post-synthesis simulation of Implementation Y




4x1 Memory
(4 locations, each location has 1 bit)

Timing Simulation 21


Blocking versus Non-blocking

begin and end typos – fixed in book p. 35

(a) Blocking assignments - RHS values applied to LHS immediately




(b) Non-blocking assignments - all RHS values applied to LHS after always block exit




Combinational Loops

(a) A combinational loop

```
always @*
begin
  y = y + a;
end
```




Output oscillates; period is dependent upon adder delay




(b) Sequential element in feedback path

```
always @(posedge clk)
begin
  y <= y + a;
end
```



Output can only change on the active clock edge



Static Hazards

- Condition where Single Input Change Produces Momentary Output Change (glitch) When no Change is Intended to Occur
- Static-1 Hazard: Output Should Remain Logic-1 but Glitches to Logic-0
- Static-0 Hazard: Output Should Remain Logic-0 but Glitches to Logic-1





Static-1 Hazard



Static-0 Hazard

Static Hazard-1 Example

- Steady State Behavior: Inputs/Outputs are Stable Values
- Transient Behavior: Output may Exhibit a “Glitch” after Input(s) change Value(s)



25

↗ example from Prof. G. Dueck

Removing Static Hazards

	$x_2 x_3$	00	01	11	10
x_1	0	0	1	0	0
	1	0	1	1	1

$$Y = x_1 x_2 + \bar{x}_2 x_3$$

- SOP (circuit) Form can cause Static-1 Hazard

Static-1 Hazard

	$x_2 x_3$	00	01	11	10
x_1	0	0	1	0	0
	1	0	1	1	1


$$Y = (x_1 + \bar{x}_2) (x_2 + x_3)$$

- POS (circuit) Form can cause Static-0 Hazard
- **Impossible** to Have Static-0 Hazard if Circuit Implemented in SOP Form
- **Impossible** to Have Static-1 Hazard if Circuit Implemented in POS Form

Static-1 Hazard Eliminated


Static Hazard Elimination Requires Adding a Redundant Gate

Removing Static Hazards



27

Removing Static Hazards



Static Hazard Elimination Requires Adding a Redundant Gate

28

Question

$$Y = x_1x_2 + \bar{x}_2x_3$$

- If a Combinational circuit is to be Implemented in **2-level form** whose function is specified by the above equation, is it possible to have a Static-0 Hazard?

29

Question

$$Y = x_1x_2 + \bar{x}_2x_3$$


- If a Combinational circuit is to be Implemented in **2-level form** whose function is specified by the above equation, is it possible to have a Static-0 Hazard?

Answer

- YES!!! The equation is a symbolic BEHAVIORAL description of the circuit, and the hazard depends on the technology mapped circuit. For example, it could be implemented as a 2-level POS form with no redundant gates causing a hazard, or in SOP form not allowing the static-0 hazard to occur. We must have a **logic diagram** to determine if a hazard exists.

30


Where are Static Hazards?



31

*example from Prof. G. Dueck

Where are Static Hazards?



32

*example from Prof. G. Dueck

Dynamic Hazards

- These types of Hazards cause the Output to Have a Transient Output that Changes Three or More Times
- A Glitch Generally Means that the Output Changes Two Times for a Single Input Vector Change




Dynamic Hazard

- Much more difficult to eliminate

		$x_2 x_3$			
	x_1	00	01	11	10
	0	1	0	1	0
	1	1	0	0	0

33

Dynamic Hazard Example




34

*example from Prof. G. Dueck

ED SIMULATOR INITIALIZATION

- So Far, Considered Events (NET changes) Only
- Cannot Initialize All NETS to 0 Initially!




- Commonly Used Method is Multiple-Valued Logic
EXAMPLE: 3-Valued (ternary) Logic

Use {0, 1, U} U is Unknown

(Verilog uses X – Not a Don't Care!!!!)

Initialize All Nets to U






- Event Occurs on B Whether A is 0 or 1

35

Unknown Values – X in HDLs

- X (or U) means Simulator DOES NOT KNOW the Logic Value
- Don't Cares are Assigned to 0 or 1 in REAL Circuits
- Sometimes a Simulator Can Schedule a Gate for Simulation with an Unknown Input



- Unknown Values in HDL Simulations are Usually a Sign of Trouble With Your Design!!!!!!

36

Multiple Valued Logic (VHDL)

Symbol	Name	Meaning
U	Uninitialized	initial default value for literal
X [®]	Forcing Unknown	forced unresolved logic value
0	Forcing 0	forced logic value 0
1	Forcing 1	forced logic value 1
Z	High Impedance	logic value of open circuit
W	Weak Unknown	weak unresolved logic value
L	Weak 0	weak logic value 0
H	Weak 1	weak logic value 1
-	Don't Care	used for synthesis

Table 1.1: IEEE Standard 1164 MVL Values for VHDL

37

Multiple Valued Logic (Verilog)

- Verilog uses 4-valued logic for basic values

0 - represents a logic zero, or a false condition

1 - represents a logic one, or a true condition

x - represents an unknown logic value

z - represents a high-impedance state

The values 0 and 1 are logical complements of one another.

Also Incorporates “strength attribute” values:

strength1 {supply1, strong1, pull1, weak1, highz1}

strength0 {supply0, strong0, pull0, weak0, highz0}

38

Verilog Logic Gate Primitives

and	0	1	x	z
0	0	0	0	0
1	0	1	x	x
x	0	x	x	x
z	0	x	x	x

or	0	1	x	z
0	0	1	x	x
1	1	1	1	1
x	x	1	x	x
z	x	1	x	x

xor	0	1	x	z
0	0	1	x	x
1	1	0	x	x
x	x	x	x	x
z	x	x	x	x

nand	0	1	x	z
0	1	1	1	1
1	1	0	x	x
x	1	x	x	x
z	1	x	x	x

nor	0	1	x	z
0	1	0	x	x
1	0	0	0	0
x	x	0	x	x
z	x	0	x	x

xnor	0	1	x	z
0	1	0	x	x
1	0	1	x	x
x	x	x	x	x
z	x	x	x	x ³⁹

Summary

- Verilog simulation uses Event Driven model of computation
- Event Driven simulation allows for Modeling of Timing behavior
- Timing behavior can cause problems: glitches, static hazards, dynamic hazards, races
- Multiple Valued Logic needed to Model Binary-valued Logic with ED Model
- MVL values Cause Simple Logic Functions to have more complex truth tables
- Blocking versus Non-blocking used for different circuit behavior