

Synthesis Outline

- Irreversible into Reversible Switching Functions
 - Proof that Reversible Switching Functions can be Implemented as Quantum Circuits
 - The RTT Approach
- Reversible Switching Function into Reversible Operators
 - The MMD Approach
- Irreversible Specifications into Reversible Operators
 - The ESOP Approach
 - Structure of an Oracle
- Mapping Reversible Operators into Technology-Dependent Operators
 - Various Decompositions
- Representing Classical Data as State Preparation Circuits
 - QROM versus QRAM
 - Quantum Data Encoding
- Embedding Data within Quantum Programs/Circuits













Discrete Switching Function Concepts (cont.)

Function f Defines a Mapping of Elements in Set $A = \mathbb{B}^n$ to a Subset of Elements in Set $B = \mathbb{B}^m$

Lemma 1: If $f: \mathbb{B}^n \to \mathbb{B}^m$ is a bijection then n = m.

Proof: By definition, f must be one-to-one if it is bijective, thus the cardinality of the codomain of f, $|\mathbb{B}^{m}|$, must be greater than or equal to the cardinality of the domain of f, $|\mathbb{B}^{n}|$, that is, $|\mathbb{B}^{m}| \ge |\mathbb{B}^{n}|$ to ensure the one-to-one correspondence of each unique pair of pre-image and image values. Furthermore, since f is a switching function, $|\mathbb{B}^{n}| = 2^{n}$ and $|\mathbb{B}^{m}| = 2^{m}$. Additionally, since f is a bijection, it must have the onto property and its range R is equal to its codomain; therefore, the cardinality of the range is also $|\mathbb{R}| = |\mathbb{B}^{m}| = 2^{m}$. Given that m is the minimum number of bits for the largest-valued binary string that sequentially labels the image values of f and n is the minimum number of bits for the largest-valued binary string that sequentially labels the preimage values of f, it follows that $|\mathbb{B}^{n}| = |\mathbb{R}^{m}| = |\mathbb{R}^{m}| = |\mathbb{R}|$. Thus, $2^{m} = 2^{n}$ proving the lemma that n = m.

9

Discrete Switching Function Concepts (cont.) Function f Defines a Mapping of Elements in Set $A = \mathbb{B}^n$ to a Subset of Elements in Set $B = \mathbb{B}^m$ **Lemma 2:** If $f: \mathbb{B}^n \to \mathbb{B}^m$ is a bijection then it is of the form of permutation function wherein each preimage of f is mapped to a corresponding image value in accordance with a permutation relation. **Proof:** From Lemma 1, the cardinality of the range and domain of f are equivalent and equal to 2^n . Since f is a switching function, the domain is comprised of a set of n-bit binary strings that are equivalent to the set of n-bit binary strings comprising the range. Furthermore, since f is a bijection and a switching function, each preimage is in the form of an n-bit binary string and each image is accordingly in the form of an n-bit binary string (*i.e.*, m = n), wherein each pair of preimage and corresponding image values are unique. Therefore, f is a permutation relation.

Discrete Switching Function Concepts (cont.)

Function f Defines a Mapping of Elements in Set $A = \mathbb{B}^n$ to a Subset of Elements in Set $B = \mathbb{B}^m$

Lemma 3: If $f: \mathbb{B}^n \to \mathbb{B}^m$ is a bijection in the form of permutation, then it can be represented by a $2^n \times 2^n$ permutation matrix, **U**, that maps each pre-image to its corresponding image.

Proof: We form a 2^n -dimensional column vector where the components are labeled with *n*bit strings beginning with the topmost component represented by all zeros and each subsequent lower value represented by increasing *n*-bit values with the lowermost component labeled by the all-ones *n*-bit label. In this way, each component represents a unique value in the domain of *f*. The function *f* can thus map each pre-image encoded as a 2^n -dimensional column vector into its corresponding image value that is also represented as a 2^n -dimensional column vector via a linear transformation defined by **U**. Because *f* is a bijection and thus a permutation mapping from Lemma 2, **U** is accordingly a permutation matrix.

11

Discrete Switching Function Concepts (cont.) Function f Defines a Mapping of Elements in Set $A = \mathbb{B}^n$ to a Subset of Elements in Set $B = \mathbb{B}^m$ Definition 1: A reversible logic function, f, is a bijection wherein its corresponding inverse function, f^{-1} , is also a bijection. Lemma 4: If $f: \mathbb{B}^n \to \mathbb{B}^m$ is a bijection, then it is a reversible logic function. Proof: From the result of Lemma 3, f can be represented by a permutation matrix U. It is known that permutation matrices such as U have unique inverses that are also permutation matrices, thus f is a reversible logic function. Theorem: If $f: \mathbb{B}^n \to \mathbb{B}^m$ is a bijection, then it can be represented as a cascade of reversible logic elements suitable for implementation as a quantum circuit. Proof: From Lemma 4, f is a reversible function represented by a permutation matrix U. It is known that $UU^{-1} = I$, and that |U| = 1, thus U is unitary and implementable as a quantum circuit.



















RTT* – Experimental Results • From .pla Benchmarks Set The RTT method was validated for functionality and effectiveness in an environment where benchmark irreversible functions were created and mapped to reversible form. We then compared our results to those from the RevLib collection. Run Time RevLib Benchmark Build Output Ancilla Garbage RevLib Input Ancilla Time (sec) (sec) Garbage Alu1 0.261 0.0361 12 8 10 8 12 6 Rd84 0.139 0.00158 8 4 3 7 4 8 0.222 0.00286 9 5 Addm4 8 4 Log8mod 0.0232 0.00147 8 5 2 5 B12 43.36 0.398 15 9 7 13 2.52 0.147 5 Cm162a 14 5 14 7 2 0.00376 0.00136 2 7 Con1 1 6 Dc2 0.0269 0.00148 8 7 6 7 7 8

*E. Gabrielsen and M.A. Thornton, "Minimizing Ancilla and Garbage Qubits in Reversible Functions," in proc. Southwest Quantum Information and Technology, 20th Annual SQuInT Workshop, February 22-24, 2018.





RTT* - References

[1] IBM Corporation, "QISKit: Compiling and Running a Quantum Pro- gram", https://github.com/QISKit/qiskittutorial/blob/master/1 introduction/compiling_and_running.ipynb [2] K.N. Smith and M.A. Thornton, "MUSTANG-Q: A Technology Dependent Quantum Logic Synthesis and Compilation Tool," *Tech. Report*, Southern Methodist University, November 10, 2017.

[3] D. Deutsch, "Quantum Theory, the Church-Turing Principle and the Universal Quantum Computer," in proc. Royal Soc. of London A: Mathematical, Physical and Engineering Sciences, vol. 400, no. 1818, pp. 97-117, 1985.

[4] A.W. Cross, L.S. Bishop, J.A. Smolin, and J.M. Gambetta, "Open Quantum Assembly Language," January 10, 2017, https://arxiv.org/pdf/1707.03429.pdf (accessed November 12, 2017).

[5] K. Fazel, M.A. Thornton, and J.E. Rice, "ESOP-based Toffoli Gate Cascade Generation," in proc. *IEEE Pac. Rim Conf. on Communications, Computers and Signal Processing*, pp. 206-209, 2007.

[6] S. Hassoun and T. Sasao, Logic Synthesis and Verification, Kluwer Academic Publishers, ISBN 978-1-4613-5253-2, 2002.

[7] R.E. Bryant, "Graph-based Algorithms for Boolean Function Manipulation," IEEE Trans. Comp., 100(8), pp. 677-691, 1986.

[8] Vandana Maheshwari, Development of SyReC Based Expandable Reversible Logic Circuits Rajasthan, India: Rajasthan Technical University, 2014.

[9] Gorden E. Moore, The Future of Integrated Electronics Fairchild Semi- conductor internal publication, 1964.

[10] R. Landauer Irreversibility and heat generation in the computing process, IBM J. Res. Dev., vol. 5, p. 183, 1961.

[11] R. Drechsler and R. Wille, From Truth Tables to Programming Languages: Progress in the Design of Reversible Circuits, Bremen, Germany: University of Bremen, 2011.

[12] David Y. Feinstein and Mitchell A. Thornton, On the Guidance of Reversible Logic Synthesis by Dynamic Variable Reordering, Dallas, Tx: Southern Methodist University.

*E. Gabrielsen and M.A. Thornton, "Minimizing Ancilla and Garbage Qubits in Reversible Functions," in proc. Southwest Quantum Information and Technology, 20th Annual SQuINT Workshop, February 22-24, 2018.

Miller-Maslov-Dueck (MMD*) Method

- (aka the "Table Based Method," TBS) • Input is Reversible Switching Function Truth Table
- Output is Reversible Quantum Circuit using Operators:
 - Pauli-X
 - Controlled-Pauli-X, CNOT, Feynman Gate
 - Toffoli Gate, Controlled-Controlled-Pauli-X
 - Generalized Toffoli Gate (Controlled-Pauli-X with 3 or more control points)
- Requires Input Specification to be A Reversible (Bijective) Switching Truth Table
- Exponential Representation Complexity
- Later Versions of MMD/TBS used BDDs for Reduced Average-case Complexity but still has Exponential Worst-case Complexity
- Theory is to Reduce Transform "Residual" Function into an Identity *D.M. Miller, D. Maslov and G.W. Dueck, "A Transformation Based Algorithm for Reversible Logic Synthesis," in proc. IEEE/ACM Design Automation Conference (DAC), June 2-6, 2003.
- 23



































Why do QC Algorithm Designer's Care About Synthesis?

- For the Algorithms we have Studied, Many Such as Deutsch, Grover, Simon, QFT, Shor, have Embedded Functions
- Luckily, Most of these Embedded Functions have Unitary Representations
 - Analysis of the Functions Allow for a Unitary Representation
 - Exception is: Deutsch and Grover (and others)
- If We are Designing Quantum Algorithms, We Need Synthesis Methods to Embed Functions, Many of Which are Likely to be in Irreversible Form in there Native Format
- Let's Consider the Embedded Functions in the Algorithms that we have Studied so far in this Class

















• The Typical Structure is Useful Since the Ancilla Qubits, $|y\rangle$, can be Used to Represent the Embedded Function (or its Inverse in Switching Function Form) Allowing the Function Pre-image Values, $|x\rangle$, to be Entangled with Each Image Value, $|f\rangle$

- This Entanglement has Proved Useful for "Filtering" Out Function Values (Image values) that we Wish to Discard
- Especially When we Place Hadamards on the $|x\rangle$ Pre-image Values to Allow the Embedded Function to be Evaluated at all Possible Domain Values Simultaneously
- We can Represent the Overall Transfer Matrix, T, as a Sum of Projectors:



Matrices wherein the Product Matrices are Constrained to a Specific Set of Quantum Gates!













Minimizing Switching Function SOP Forms

- You may have learned about "Karnaugh Maps" that are a way to Minimize SOP Forms without Using Algebra
- Minimizing SOPs is a Classic Problem in Complexity Theory, it is NP-Hard and Reduces to the "Set Covering" Problem
 - Determining if a Given Expression can be Further Minimized is NP-Complete
- In your Intro. to Digital Logic Class, you were asked to Minimize Functions, but they were so Small, you could easily find (one of the) minimal solutions
 - Using algebra OR using K-maps OR (perhaps) using other methods
- Modern Electronic Design (ICs) deal with Functions of 100's or even 1000's of Variables, no Human could minimize these
 - Minimizing is important because it means fewer transistors, faster circuits and less power is required
- Therefore, a LOT of Research has gone into finding Heuristics to Minimize Switching Functions

51

Minimizing Switching Function• As Mentioned, there are Other Forms like POS (Product-of-Sums)• Another Form that is Not Usually Taught in Intro. to Digital Logic is the
"Exclusive-OR Sum-of-Products" or ESOP Form• You may Remember that there are Two Types of "OR" Gates:
• Inclusive-OR and Exclusive-OR
• The Inclusive-OR is often just called an "OR Gate"• SOP Forms use the Inclusive-OR to combine Products
• In Logic Diagrams, {OR, AND, NOT} gates are all that are needed for SOP
• In Logic Diagrams, {XOR, AND} gates are all that are needed for ESOP• ESOP Forms use the Exclusive-OR to Combine Products
• ESOP and SOP are Related by the Following Relationships:
 $\bar{x}_i = 1 \oplus x_i$ $x_i + x_j = x_i \oplus x_j \oplus x_i x_j$





Converting SOP to ESOP (cont.) • We can Algebraically Convert it to PPRM as: $f = (\bar{x}_2 \bar{x}_1 x_0 \oplus \bar{x}_2 x_1 \bar{x}_0 \oplus \bar{x}_2 \bar{x}_1 x_0 \bar{x}_2 x_1 \bar{x}_0) + x_2 x_1 \bar{x}_0$ $= (\bar{x}_2 \bar{x}_1 x_0 \oplus \bar{x}_2 x_1 \bar{x}_0 \oplus \bar{x}_2 \bar{x}_1 x_1 x_0 \bar{x}_0) + x_2 x_1 \bar{x}_0$ • Note the third product in parentheses has the AND of two literals of opposite polarity (twice in fact) so it goes to zero – "disjoint" minterms • In fact, all minterms are disjoint from one another • A minterm is a special case of a "product" term that contains all possible literals • In general, two product terms may NOT be disjoint, but minterms always are • If two Product Terms ARE Disjoint, it means they each contain at least one Literal of the same variable, but in opposite polarity • If product Term p_i and p_j are Disjoint, then $p_i + p_j = p_i \oplus p_j$, if the two product terms are NOT disjoint, then $p_i + p_j = p_i \oplus p_j \oplus p_i p_j$



Converting SOP to ESOP (cont.) • Continuing with our conversion of SOM to PPRM-form of ESOP, given the XOR Relationships of "even" versus "odd" numbers of like terms: $f = \bar{x}_2 \bar{x}_1 x_0 + \bar{x}_2 x_1 \bar{x}_0 + x_2 x_1 \bar{x}_0$ $= x_2 x_1 x_0 \oplus x_2 x_0 \oplus x_1 x_0 \oplus x_0 \oplus x_2 x_1 x_0 \oplus x_2 x_1 \oplus x_1 x_0 \oplus x_1 \oplus x_2 x_1 \oplus x_2 x_1 x_0$ $= x_2 x_1 x_0 \oplus x_2 x_0 \oplus x_1 \oplus x_2 \oplus x_1 \oplus x_0$ • Thus, we have obtained the ESOP form known as PPRM • The Reed-Muller forms allow any particular variable to be either complemented, or not complemented, but not both. In Switching Theory language, we say that all literals must be "unate." • Other ESOP forms allow Literals to be present in both complemented and uncomplemented form. In Switching Theory language, we would say these variables are allowed to be present in a "binate" form.

Different Classes of ESOP and other Theory

- Over the Years, many different subsets of ESOP forms have been defined with various ways to automatically derive them.
- There is rich theory behind these classes, but we will not provide that here.
- The backup section contains a summary of the different forms.
- It is also the case that the 2ⁿ Reed-Muller Forms are in fact Discrete Fourier Transforms over the SOM form with associated Orthogonal Transformation Matrices. This is also detailed in the backup slides.
 - Because the RM forms are Fourier Transforms of SOM, corresponding "fast" transform algorithms are possible with butterfly diagrams this is in the backup slides.
- Further, it is the Case that Many different forms of Decision Diagrams are Simply Graphical versions of different Classes of ESOPs. Again, we will not go into this theory.









The ESOP Synthesis Method

- If an Irreversible Switching Function is Specified as a List of Pre-image and Image Values, then the List can be Transformed into an ESOP Representation
- Transforming them into an ESOP List Causes Each Term to Either be Disjoint in Relation to the Others, OR, it Causes Overlapping Bits to be Present an ODD Number of Times
- This Means that Each Pre-image/Image Pair Can be Inserted into a Toffoli Cascade (in any order), Thus Realizing the Irreversible Function as a Toffoli Cascade
- There are Certain Structural Considerations as Explained in the Following Slides
- Many Times, Switching Functions in this Form are Minimized in SOP Form, it is Absolutely Essential that the Irreducible Function be Transformed into ESOP Form BEFORE Mapping to a Circuit



ESOP Mapping Algorithms

- As Mentioned, Converting from an SOP to a Minimized ESOP is an NP-hard Problem!!
- Thus, we MUST Rely on Heuristic Methods to Perform this Mapping
- Fortunately, the Switching Theory Community has Worked on this Problem since the 1980's
- Switching Theorists were Interested in ESOP Minimizers for Classical Logic Because it is Postulated that (on average) ESOP Minimized Switching Functions Require Fewer Literals than SOP Minimized Functions
 - Thus, in Electronic Circuits, there will be fewer transistors, faster circuits (sometimes), and less power dissipation
- One of the Best Heuristic Minimizers is EXORCISM4* by Alan Mishchenko (primary author) and Bob Brayton (UC Berkeley), although Others Exist

*A. Mishchenko and M.A. Perkowski, "Fast Heuristic Minimization of Exclusive-Sums-of-Products," in proc. 5th International Reed-Muller Workshop (RMW), pp. 242-250, https://pdxscholar.library.pdx.edu/ece_fac/195/, (last accessed April 24, 2022), 2001.



ESOP Minimizers

- Prior to the 2007 Publication of the ESOP Reversible Logic Mapping Method*, ESOP Minimization was a Relatively Obscure Topic of Interest Only to a few Members in the Switching Theory Community
- Since then, Widespread Interest in ESOP Minimizers, and Many New Results have been Published
- Some Improvements in the 2007 Method, but they are Typically Minor and Special-case; the 2007 Method Remains State-of-the-Art in 2022
- Some New Approaches to ESOP Minimization have Occurred, but EXORCISM4 Remains one of the Best Approaches
- Following Slide Contains some Earlier ESOP Minimizers

*K. Fazel, M.A. Thornton and J.E. Rice, "ESOP-based Toffoli Gate Cascade Generation," in proc. *IEEE Pacific Rim Conference on Communications, Computers and Signal Processing*, pp. 206-209, August 22-24, 2007.







Approach*

- Utilize Toffoli Gate Analogy to AND/XOR
- Take Advantage of Classical ESOP Minimizers
- Generate a Cascade of 1 Gate per Resultant Cube
- Order of Quantum Gates DOES NOT Matter
 - Can Rearrange Order and Use Quantum NOT to Generate Inverse Control Qubit Polarity
 - Can Use Heuristic Cost Function to Determine Gate Order

*K. Fazel, M.A. Thornton and J.E. Rice, "ESOP-based Toffoli Gate Cascade Generation," in proc. *IEEE Pacific Rim Conference on Communications, Computers and Signal Processing*, pp. 206-209, August 22-24, 2007.



Optimizations*

- Variables that Appear in Single Polarity Allow Alternate Qubit to be Removed
- Variables Appearing in Both Polarities:
 - Realize all Gates in One Polarity First and Second Polarity after Insertion of Quantum Not Gate
 - Reduces from 2 Qubits to 1 Qubit
- Must Determine Order of Variables in Which to Insert Quantum NOT Gates to Minimize Number:
 - Use Heuristic Based on Merit/Cost Metric

*K. Fazel, M.A. Thornton and J.E. Rice, "ESOP-based Toffoli Gate Cascade Generation," in proc. IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, pp. 206-209, August 22-24, 2007.

71

QC NOT Insertion* Criteria for NOT Gate Insertion Insert NOT First For Qubits that: Are Balanced in Polarity (occur in approximately Equal Numbers of Polarity in a Group of Cubes) Occur Most Frequently in a Group of Cubes Qubit First in Order has 1 QC NOT Gate, 2nd in Order 2 QC NOT Gates, *n*th in Order 2ⁿ NOT Gates Try to Do Polarity Splitting Such that Remaining Sublists do not Contain Both Polarities



Definitions: •



- Scaling Constants $\alpha, \beta \in [0,1], \beta = 1 \alpha$
- ٠

$$\operatorname{cost}_{v} = \alpha \left(\frac{1}{\sum |v_{i}|} \right) + \beta \left(\left| \sum v_{i} \right| \right)$$

*K. Fazel, M.A. Thornton and J.E. Rice, "ESOP-based Toffoli Gate Cascade Generation," in proc. IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, pp. 206-209, August 22-24, 2007.





Circuit	in	out	esopCubes	TOF Gates	NOT Gates	α	β	esopTime (s)	cascadeGenTime (s)	
bw	5	28	22	251	11	1.00	0.00	0.02	0.00	
xor5	5	1	5	5	2	1.00	0.00	0.00	0.00	
5xp1	7	10	31	61	29	0.50	0.50	0.01	0.00	
risc	8	31	27	133	19	0.50	0.50	0.02	0.00	
cordic	23	2	776	1546	711	0.75	0.25	14.67	0.02	
ttt2	24	21	60	92	41	1.00	0.00	0.08	0.00	
vg2	25	8	184	214	286	1.00	0.00	0.11	0.02	
bc0	26	11	167	562	158	0.75	0.25	0.47	0.00	
in7	26	10	35	64	34	0.75	0.25	0.02	0.00	
chkn	29	7	144	147	202	0.50	0.50	0.14	0.02	
term1	34	10	540	702	127	0.25	0.75	2.62	0.02	
apex2	39	3	1637	1755	1005	0.75	0.25	45.27	0.06	
seq	41	35	248	1877	272	0.25	0.75	1.29	0.02	
apex1	45	45	288	1348	306	0.75	0.25	1.31	0.03	
apex3	54	50	258	2045	278	0.75	0.25	6.90	0.05	
dalu	75	16	1472	3472	644	1.00	0.00	0.11	0.00	
e64	65	65	65	129	64	0.75	0.25	0.06	0.03	
example2	85	66	205	280	81	0.25	0.75	3.35	0.05	
x4	97	71	299	460	155	1.00	0.00	2.41	0.05	
apex5	117	88	398	541	163	0.50	0.50	4.98	0.16	
ex4	128	28	316	321	417	0.75	0.25	0.91	0.20	
apex6	135	99	409	569	236	1.00	0.00	6.86	0.14	
frg2	143	139	1116	1971	339	0.50	0.50	184.70	0.72	
i2	201	1	257	257	536	0.75	0.25	0.80	0.28	



- Technique is Very Fast and Can Handle Relatively Large Circuits
- Does Not Require Exponentially Sized Truth Table as Initial Input
- Viable Initial Mapping Procedure for Further Synthesis Optimization Methods

*K. Fazel, M.A. Thornton and J.E. Rice, "ESOP-based Toffoli Gate Cascade Generation," in proc. IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, pp. 206-209, August 22-24, 2007.





























Relationship Between Canonical Forms (cont)
OperationSOPESOPMultiplicativeANDANDAdditiveORXOR $\overline{a} = 1 \oplus a$
$f(x) = d_0 \overline{x} + d_1 x where d_i \in \{0, 1\}$
$f(x) = d_0(1 \oplus x) \oplus d_1 x$
$f(x) = d_0 \oplus x(d_0 \oplus d_1)$
Let: $c_0 \equiv d_0$ $c_1 \equiv d_0 \oplus d_1$
Then: $f(x) = c_0 \oplus c_1 x$



















