Abstract—A new CAN bus transceiver integrated circuit is described that incorporates an inherent auxiliary data channel. The auxiliary data channel enables CAN packet authentication signatures to accompany primary data payloads. The transceiver is backward compatible with the CAN protocol and thus may be used within existing networks with no modifications required. The clock edge at the transmitter is phase modulated with signature data in a manner that does not exceed clock jitter tolerances in the CAN specifications. The receiver is designed to recover the primary data and the packet signature. By comparing the received signature with the authorized packet signature, a “Go/No Go” output indicates if the received packet is properly authenticated.

Keywords— automotive security, packet authentication, CAN bus transceiver

I. INTRODUCTION

The Controller Area Network (CAN) protocol is widely used in the automotive industry and in other control system applications. Because the CAN protocol was devised for use in systems that are physically isolated, security concerns were not emphasized. However, vulnerabilities and threats have been shown to exist in CAN-based systems [1]. In particular, the demonstration of a remote exploitation attack targeting an unaltered 2014 Jeep Cherokee increased attention regarding security vulnerabilities of the CAN bus [2].

There are several approaches being actively investigated to secure the CAN bus. Many of these approaches involve changes to the CAN bus protocol, hardware modifications and augmentations, or both. One approach is the incorporation of cryptographic methods within the CAN network such as the inclusion of HMACs or AES encryption typically requiring additional hardware resources [3][4][5]. Other approaches include software-layer approaches such as dynamic ID virtualization within the CAN bus packet structure [6], Electronic Control Unit (ECU) fingerprinting using unique characteristics of transmitted signals at the physical layer [7], CAN packet timing analyses [8][9][10][11], and authentication of ECU network nodes [12] or CAN bus packets [13][14][15][16].

A key challenge among the various methods of securing the CAN bus is to preserve interoperability with unequipped systems and to maintain compatibility with the CAN bus standard. The addition of cryptographic methods generally requires significant modifications to the hardware and/or software infrastructure that can affect overall cost and timing requirements. Timing analyses require additional processing and the use of statistical and classification approaches can result in non-zero type I and type II error rates. We describe a CAN packet authentication approach that avoids cryptographic methods, preserves interoperability with unequipped systems, and that only requires a modification to the CAN bus transceiver circuitry as inspired from earlier work in authenticating high-speed asynchronous serial data communications protocols [17].

The authentication approach in [13] requires the implementation of a hash chain data structure and a secure seed distribution method among the ECUs whereas our approach does not require such data structures or seed distribution protocols. The authentication approach in [14] is motivated by a client-server architecture and proposes incorporation of a secret key into each ECU during manufacture or at trusted facilities, such as using a physical unclonable function (PUF), with a corresponding authentication process that involves the establishment of shared keys during system initialization. The authentication approach in [15] makes use of probabilistic Bloom filters with associated hash functions. The authentication approach of [16] utilizes voltage differences among the differential CAN bus signals due to electronic
imperfections during the transition of bits from a logical “one” to “zero.”

Our approach differs from the above techniques in that we do not require the incorporation of key distribution protocols, hash filters, Bloom filters, protocol modifications, or exploitation of manufacturing differences in components through the use of a PUF or voltage measurement approach. Rather, we incorporate an auxiliary data channel within the CAN protocol that maintains backward compatibility with existing unequipped systems. The auxiliary channel enables a unique signature to accompany each CAN bus packet such that each received packet can be authenticated by validating the correct signature is present on the concurrent auxiliary channel. The method is implemented through an architectural change within the CAN bus transceiver circuitry. The transceiver is thus capable of producing a “Go/No Go” signal to indicate if the received packet is trustworthy.

More specifically, an inherent auxiliary communication channel is implemented in the primary data stream by modulating the data stream in the time (phase) domain as motivated by the previous work in [17]. The authentication signature is then transmitted and received simultaneously over the inherent auxiliary channel along with the primary data stream to support authentication on the receiver end. The unique aspect of the time-domain modulated primary data is that it appears to be tolerated noise levels to unequipped receiver devices, thus rendering it operable with existing CAN transmitter and receiver devices. In contrast to the previous work in [17], we utilize a time-to-digital converter (TDC) in the packet receiver rather than a PLL-based secondary clock recovery circuit.

II. TRANSEIVER ARCHITECTURE

The CAN message and the block diagram of proposed CAN transceiver is shown in Fig. 1. In the transmitter (TX), the phase of the primary data is modulated based on the authentication data transmitted on the secondary channel. The receiver (RX) recovers not only the primary data, but also the authentication signature by extracting the phase information in the primary data.

The serial CAN bus can operate up to 1Mb/s asynchronously. The TX block diagram is illustrated in Fig. 2. Within each data bit, up to 25 time quanta (TQ) can be chosen to provide finer time resolution (i.e., 40ns) for synchronization purposes within the RX. To implement phase modulation of the TX primary data, three TQs are chosen as the phase difference in the primary data bits, controlled by authentication data being ‘1’ or ‘0’. A 25MHz local clock is used as the system clock that synchronizes with the 1Mb/s primary data. CLK0_D is generated by delaying CLK0 by 3 TQ, or 120ns. Based on the secondary data being ‘1’ or ‘0’, the D flip-flop either selects CLK0 or CLK0_D to re-sample the primary data and generate the modulated primary data as shown in the timing diagram. In the CANBUS communication protocol, the number of consecutive ‘1’s or ‘0’s in data cannot be more than 5. The frequency of secondary data is chosen to be 5 times smaller than

![Fig. 1. CANBUS communication and transceiver block diagram](image1)

![Fig. 2. CAN Transmitter block diagram and timing diagram](image2)

![Fig. 3. CAN Bus Receiver block diagram](image3)
the primary data, so that there is at least one data transition in every 5 primary data bits. This allows the secondary data to be recovered in the RX by detecting the phase of the bit-transitions. Moreover, to avoid transmitting the signature from TX and RX, in this prototype we choose to simply use the first 8 bits of the primary data as the authentication signature, while other more sophisticated signature generators can be implemented for on-chip authentication signatures in operational versions.

The RX consists of a primary data recovery path and a secondary data recovery path, as shown in Fig. 3. In order to produce a clock for synchronization with the modulated primary data, 25 1MHz clocks with 40ns time spacing are generated by a clock divider and a delay line for clock selection. A clock selection block (CLK_SEL1) selects one of the 25 clocks and generates CLK1 to sample the modulated primary data. A TDC (TDC1) with a 40ns resolution is used to detect the time difference between CLK1 and the modulated primary data and then it adjusts CLK_SEL1 through Decoder1 to keep CLK1 at the optimal sampling point of the received data. In the secondary data recovery path, another TDC (TDC2) is implemented to detect the time difference between CLK2 and the modulated primary data. Based on the output of TDC2, the phase information of the modulated primary data is extracted, and the secondary data (the authentication signature) is recovered.

The operation of the RX is illustrated in the RX timing diagram as shown in Fig. 4. When the RX detects the start of frame (SOF), which is the first ‘1’ to ‘0’ transition in the data package, TDC1 starts to update CLK_SEL1 to keep the falling edges of CLK1 aligned with the edges of the modulated primary data when it detects a misalignment in between, which means the rising edges of CLK1 is good for sampling the primary data. In the secondary data recovery path, TDC2 uses CLK2 as the reference clock to extract the phase modulation on primary data, where CLK2 is generated by the CLK_SEL2 that aligns with the SOF. Once the phase modulated word serving as the authentication signature has been extracted and recovered by TDC2 and Secondary Data Recovery Logic, a comparator (COMP) compares it with the first 8 bits of the recovered primary data (which is used as the default authentication signature in our prototype) to indicate whether the authentication is verified.

To successfully recover the secondary data, it is essential that the RX have the ability to recover the phase modulated signature in the presence of jitter. Because the proposed receiver is entirely digital with a 40ns time resolution, the error of the TDC output caused by jitter will not exceed 1TQ as long as the peak-to-peak jitter of the entire transmission chain is less than 40ns, regardless of the initial phase of the modulated primary data as shown in Fig. 5. The phase modulation index is chosen as 3TQ, so that even with 1TQ TDC detection error, the Secondary Data Recovery Logic can still properly extract the phase modulated signature word.

### III. Measurement Results

The measured eye diagrams on both the TX and RX outputs are shown in Fig. 6. Different from a conventional eye diagram with eye width equal to 1us of a 1Mbit/s TX, the phase of the TX data is modulated by the secondary data, creating a 3TQ time difference, as evident in top diagram in Fig. 6. On the RX side, although the overall jitter causes 1TQ shift in the TDC detection, there is still a 2TQ spacing between different phase modulated symbols, allowing the RX to correctly extract the secondary data embedded in the primary data. The measured jitter of the modulated primary data and recovered primary data is 1.9ns and 2.0ns respectively, which are much smaller than the 40ns peak-to-peak jitter tolerance.

The transceiver is fabricated in a 0.18μm CMOS process. The core circuit occupies an area of 0.1mm² and consumes 3mW of power at 1.8V as shown in Fig. 7. The presented authentication transceiver scheme can be incorporated into both synchronous or asynchronous baseband data transmission schemas and still fall within the specified transceiver jitter budgets while requiring no protocol or standard modifications. The proposed security enhancing communication circuit is interoperable with non-equipped transceivers, where the primary data streams may be properly received by non-equipped devices that are pin-for-pin compatible with enhanced devices.
IV. SUMMARY OF CONTRIBUTION

We have devised, designed, implemented, and characterized the performance of a secure CAN bus transceiver in a 0.18 μm CMOS process. CAN bus security is provided through packet signature authentication wherein an auxiliary channel is implemented by phase modulating the primary data stream. The modulation indices are chosen to remain within the phase jitter tolerances of the CAN standard, thus the technique is backward compatible with existing non-equipped systems.

REFERENCES